



INSTITUT NANOSCIENCES  
ET CRYOGÉNIE

la recherche, ressource fondamentale  
*research - a fundamental resource*

SBT | SCIB | SPINTEC | SPRAM | SPSMS | SP2M

inac.cea.fr



# Hybrid CMOS/Magnetic integrated electronics

Ricardo C. Sousa, Bernard Dieny

SPINTEC UMR8191 (CEA/CNRS/ UJF)

SPINTEC CEA-INAC 17 rue des Martyrs  
38054 Grenoble  
France

[bernard.dieny@cea.fr](mailto:bernard.dieny@cea.fr)  
[ricardo.sousa@cea.fr](mailto:ricardo.sousa@cea.fr) <http://www.spintec.fr>



leti



Workshop on Innovative Memory Technologies  
2012, June 21 - MINATEC, Grenoble - France

# OUTLINE

---

Basic phenomena used in spintronic devices  
Tunnel MR, Spin-Transfer Torque (STT)

Various categories of MRAM

MRAM written by Spin Transfer Torque (STT  
MRAM)

Downsize scalability below 20nm



Extended scalability and new functionalities of  
MRAM using thermally assisted writing

Low-power and reconfigurable electronics  
based on hybrid CMOS/MTJ technology

**Transistor scaling will result in higher leakage currents** for volatile memory and logic gates.  
Energy savings by combining non-volatile memory and logic functions.

## Non-Volatile Logic:

Combining non-volatile elements to reduce standby power consumption



# Tunnel Magnetoresistance (TMR)

**Tunnel magnetoresistance at RT in magnetic tunnel junctions (MTJ):**



Julliere (1975) but only at low  $T$

Moodera et al, PRL (1995);

Myazaki et al, JMMM(1995).

Like couple  
polarizer/analyzer  
in optics

$$TMR = (R_{AP} - R_P)/R_P \sim 40-70\%$$




**Giant tunnel magnetoresistance in crystalline MgO based MTJ**


Parkin et al, Nature Mat. (2004);  
Yuasa et al, Nature Mat. (2004).

TMR  $\sim$  100-600%

Crystalline:  
Additional spin-filtering mechanism  
according to symmetry of electron  
wave functions



Au cap 50 nm
Ir-Mn 10 nm
Fe(001) 10 nm
Co(001) 0.57 nm
MgO(001) 2.2 nm
Co(001) 0.57 nm
Fe(001) 100 nm
MgO(001) 20 nm
MgO(001) sub.



# Spin-Transfer Torque (STT)


Predicted by Slonczewski (JMMM.159, L1(1996)) and Berger (Phys.Rev.B54, 9359 (1996))

**Giant or Tunnel magnetoresistance:**

Acting on electrical current via the magnetization orientation

**Spin transfer is the reciprocal effect:**

Acting on the magnetization via the spin polarized current





*M.D.Stiles et al,  
Phys.Rev.B.66,  
014407 (2002)*

Reorientation of spin polarization  $\Rightarrow$  **Torque on the free layer magnetization**

**A new way to manipulate the magnetization of magnetic nanostructures**


# STT induced magnetization switching

First observation in fully metallic structures (Co/Cu/Co sandwiches  $J_c \sim 2-4 \cdot 10^7 A/cm^2$ )  
Kanine et al, Phys.Rev.Lett.84, 3149 (2000)




Deac A, Lee KJ, Liu Y, et al. Phys. Rev. B73 (6), 064414 (2006)


First observation in MTJ : Huai et al, APL (2004); Fuchs et al, APL (2004) ( $J_c \sim 10^6 A/cm^2$ )




Hayakawa et al,  
Japanese Journal of  
Applied Physics  
44, (2005), L 1267




# Spintronic components




**Magnetic field sensors**



**Memories**



**Logic circuits**





**RF components**

Dieny B et al, Intern.Journ.Nanotechnology, 7, 591 (2010).


## MRAM basics - Read

Read data by sensing the cell resistance and comparing to a reference cell



Read @ 20ns in products  
Down to sub-10ns demonstrated

## MRAM basics - Store



$$\text{Switching rate } \tau = \tau_0 e^{\frac{-\Delta E}{k_B T}}$$

$\Delta E$  Barrier to overcome for switching  
 $k_B T$  Thermal activation  
 $t_0 = 10^{-9} \text{ s}$   
 $\frac{t}{\tau}$


$$\text{Switching probability for one bit } P_{\pm} = 1 - e^{-\frac{t}{\tau_{\pm}}}$$

Probability of Accidental switching for N bits:

$$F(t) = 1 - \exp(-Nt/\tau) = 1 - \exp\left[\frac{-Nt}{\tau_0} \exp\left(-\frac{\Delta E}{k_B T}\right)\right]$$


For 1 bit, 10 years retention  $\rightarrow \Delta E/k_B T > 49$   
 For 1 Mbit,  $\rightarrow \Delta E/k_B T > 67$   
 For 1 Gbit,  $\rightarrow \Delta E/k_B T > 70$

Key role of the thermal stability factor  
 $\Delta = \Delta E/k_B T$



# In-plane versus out-of-plane STT switching

## In-plane magnetized MTJ




$$j_c^{in-plane} = \left( \frac{4e}{\hbar} \right) \frac{\alpha k_B T}{g(0)pA} \left( \Delta + \frac{\pi M_s^2 V}{k_B T} \right)$$

Thermal stability determined by in-plane anisotropy (shape anisotropy)

Simpler materials but additional penalty in  $j_c$  due to out-of plane precession

## Out-of-plane magnetized MTJ





$$j_c^{perp} = \left( \frac{4e}{\hbar} \right) \frac{\alpha k_B T}{g(0)pA} \Delta$$

More complex materials but lower  $j_c$  expected thanks to direct proportionality between  $J_c$  and thermal stability

# Various MRAM differing by their write principle

## Field-only « Toggle »




1, 4, 16Mb Toggle (2006)

Established technology  
1.5M units shipped  
4.5M forecasted in 2011


Not scalable beyond 90 nm

## Spin Transfer Torque « STT » or « SPRAM »

### Planar




### Perpendicular




Lower write current  
Minimal cell / array size  
Scalable down to 14nm  
with dual p-MTJ

## Thermal Assist « TAS » or « TAMRAM »

### Field-TAS



CROCUS Technology  
Blossoming future



Crocus 1Mb Field-TAS (2011)

Scalable down to ~ 10nm  
High stability  
Multibit possible

# Recent Perpendicular STT Demo Chips

IEEE MAGNETICS LETTERS, Volume 2 (2011)



3000204

## Spin Electronics

### Demonstration of Ultralow Bit Error Rates for Spin-Torque Magnetic Random-Access Memory With Perpendicular Magnetic Anisotropy

J. J. Nowak, R. P. Robertazzi, J. Z. Sun, G. Hu, David W. Abraham, P. L. Trouilloud, S. Brown, M. C. Gaidis, E. J. O'Sullivan, W. J. Gallagher, and D. C. Worledge

*IBM-MagIC MRAM Alliance, IBM T. J. Watson Research Center, Yorktown Heights, NY 10598, USA*




253 cells

# Thermally Assisted writing (TA)

Purpose: Solve the dilemma between



e.g.  $I_{write}^{perp} = \left( \frac{4e}{\hbar} \right) \frac{\alpha}{g(0)P} k_B T \Delta$



- Use temperature-dependence of switching ability



- Write at elevated temperature
- Store / read at room temperature

- Same basic concept as in Heat Assisted Magnetic Recording in hard disk drive technology





- In MTJ for MRAM, heating produced by Joule dissipation around the tunnel barrier.
- Write temperature  $\sim 250^\circ\text{C}$


# Thermally Assisted MRAM written by Field



Low switching field  
at write temperature  
thanks to circular bit  
shape



Dieny B et al, Intern.Journ.Nanotechnology, 7, 591 (2010).



# Thermally Assisted MRAM written by Field

1Mbit chip SRAM compatible demonstrator  
130nm technology



- ❖ Writing demonstrated down to 10ns pulses (*thermal rise time ~5ns*)
- ❖ Write voltage level controlled through engineering of thermal barriers
- ❖ Write field of 2mT can be used instead of 7mT in toggle MRAM (thanks to circular pillar)
- ❖ External field immunity on stored data verified up to 15mT

## Low write field thanks to circular shape MTJ.

Thermal stability not provided by a shape anisotropy but by pinning of the storage layer at RT

With  $K_{IrMn}=3.10^6 \text{ erg/cm}^3$ ,


$D=KV/K_B T > 200$  for 50nm diameter  
 $D=KV/K_B T = 70$  for 12nm diameter




**Very good downsize scalability provided by Thermal Assistance**

## Write sequence (Field-TA-MRAM)

1) Data set field pulse "**0**"



2) Data set field pulse "**1**"




Only 2 pulses of field required to write 64bits  
Required field ~ 3-5mT

vs 65 pulses in toggle.  
7-10mT in toggle


Energy per 10ns field pulse over 64bits=35pJ i.e. 0.55pJ per bit  
Energy per 10ns heating pulse = 1pJ per bit, similar to STT writing

## TA-MRAM as Content Addressable Memory (CAM)





Intrinsically combines memory and XOR functions: **Magnetic Logic Unit (MLU)**  
“Match-in-Place”  $\Rightarrow$  security applications

# Thermal assistance in perpendicular STT-MRAM




Takes advantage of a thermally induced anisotropy reorientation



# Thermal assistance in perpendicular STT-MRAM


p-MTJ with (Pd/Co)/CoFeB/MgO/CoFeB/(Pd/Co)



Very significant decrease in coercivity versus bias voltage due to Joule heating around the tunnel barrier

Figure of merit:

$$\frac{\Delta}{I_c} = \left( \frac{4e\alpha}{\hbar P} k_B T \right)^{-1}$$



S.Bandiera et al, APL 2011


Figure of merit

Reference	Material	$J_c(30\text{ns}) (\text{MA/cm}^2)$	$\Delta(d=40\text{nm})$	$\Delta/I_c$	TMR(%)	$\alpha$
Nakayama et al. (2008)	CoFeB/TbFeCo	4,9	10	2	10	?
Ohno et al. (2010)	CoFeB/MgO	3,8	43	113	120	0,013
Worledge et al. (2011)	CoFeB/MgO	2,8	20	71	46	0,04
This work (2011)	CoFeB/(Pd/Co)	4,6	73	159	10	0,15

Largest Figure of Merit ever reported thanks to TA+STT

## Where MRAM can help ?

### 1) In memory hierarchy, replacement of DRAM or Cache 3 or 2 by STT MRAM without changing the overall architecture



(Samsung, Hynix/Toshiba: replacement of DRAM by STT-MRAM beyond the 20nm node)

T.Kawahara, IEEE Design and test of computers, 52, Janv/Feb 2011)


# Normally-OFF Computers

## Toshiba Proposes MRAM/SRAM Hybrid Cache for Normally-off Computers



Nov 8, 2011 18:39  
Motoyuki Oishi, Nikkei Electronics

L1 cache : Volatile memory (SRAM)  
L2 cache : Non-volatile memory


Low Static Power.  
Fast wake up from power gating mode....



Conventional power gating



Ultrafast power gating




## Where MRAM can help ?

### 2) Tighter integration between logic and memory


**Same technology as for MRAM**

**With CMOS technology only:**



- Slow communication between logic and memory
- few long interconnections
- Large capacitive dynamic losses
- complexity of interconnecting paths
- large footprint on wafer

**With hybrid CMOS/magnetic:**  
“Logic-in memory”




- Memory much closer to logic
- Large static and dynamic energy saving (“normally-off / Instant-on computing”)
- Fast communication between logic and memory
- Numerous short vias
- Simpler interconnection paths
- Smaller footprint on wafer

**New paradigm for architecture of complex electronic circuit (microprocessors..)**

## Where MRAM can help ?

3) With ultrafast MRAM (~300ps), non-volatile can be introduced in the logic gates (Flip-flop, ALU...)



# Magnetic non-volatile logic circuits


Hitachi + Tohoku University

S.Matsunaga et al, Applied Physics Express, vol. 1, 2008.

## Non volatile Full Adder

One input is made non-volatile (instant startup, security)

- Demonstrator : CMOS 0.18 $\mu$ m,



	CMOS	Hybrid CMOS/Mag
Delay	224 ps	219 ps
Dynamic Power	71.1 $\mu$ W	16.3 $\mu$ W
Writing Time	2 ns/bit	10 (2) ns/bit
Writing Energy	4 pJ/bit	20.9 (6.8) pJ/bit
Standby Power	0,9 nW	0 nW
Surface	333 $\mu$ m <sup>2</sup>	315 $\mu$ m <sup>2</sup>

Reduced power consumption  
Reduced footprint


See also Y.Gang et al, IEEE Trans.Mag.47, 4611 (2011)

**NEC**


Empowered by Innovation

[Home](#) > [News Room](#) > NEC develops a nonvolatile magnetic flip flop that enables standby-power-free SoCs


NEC develops a nonvolatile magnetic flip flop that enables  
standby-power-free SoCs



## NV-SRAM



## Magnetic LUT



**leti**

# Conclusion

- Purpose of hybrid CMOS/Magnetic technology is to **combine the best of the two worlds**

## CMOS

*Speed, low dynamic power consumption  
perfect for logic*

## Magnetism

*Non-volatility of magnetization  
perfect for memory*

- Increasing interest for p-STT MRAM for standalone, embedded memories or logic-in-memory. Scalability down to 14nm with dual p-MTJ.
- Thermally assisted writing allows to extend the downsize scalability, reduce power consumption and introduce new functionalities in MRAM (e.g. Match-in-Place)
- Manufacturing technology getting more and more mature with a growing number of actors
- Huge potential development

**NEC**

**TDK**

**RENESAS**  
Everywhere you imagine.

**IBM**

**EVERSPIN**  
TECHNOLOGIES

**tsmc**

**SAMSUNG**

**Micron**

**QUALCOMM**

**GRANDIS**

**AvalancheTechnology**

**TOSHIBA**

**hynix**

**FUJITSU**

**leti**

**Spin Transfer Technologies**

**CROCUS** Technology  
Blossoming future

## Acknowledgements

---



B.Dieny  
R.Sousa  
J.Herault  
S.Bandiera  
Y.Hadj-Larbi  
B.Rodmacq  
S.Auffret  
M.Souza  
L.Nistor  
JP Nozieres

L.Buda-Prejbeanu  
J.C.Toussaint  
I.Firastrau  
M.Chsiev  
B.Belhadji  
H.Bea  
S.Amara  
V.Baltz  
J.Moritz



CROCUS Technology  
Blossoming future

I.L.Prejbeanu  
K.Mackay  
L.Lombard  
E.Gapihan  
C.Ducruet  
Y.Conraux  
C.Portemont  
J.Shin  
K.Azizpor  
D.Beery  
Y.Cohen  
J.Reid  
B.Cambou



O.Redon  
B.Delaet  
M.T.Delaye  
M.C.Cyrille

Work partly supported by the projects

**RAMAC** (ANR 2007)  
**CILOMAG** (ANR 2007)  
**NANOINNOV SPIN** (2009)  
**HYMAGINE** (ERC2009)  
**PATHOS** (ANR 2010)



Thank you !