

Hybrid CMOS/Magnetic integrated electronics

Ricardo C. Sousa, Bernard Dieny

SPINTEC UMR8191 (CEA/CNRS/ UJF)

SPINTEC CEA-INAC 17 rue des Martyrs 38054 Grenoble France

<u>bernard.dieny@cea.fr</u> <u>ricardo.sousa@cea.fr</u> http://www.spintec.fr



P1

Workshop on Innovative Memory Technologies 2012, June 21 - MINATEC, Grenoble - France



OUTLINE

Basic phenomena used in spintronic devices Tunnel MR, Spin-Transfer Torque (STT)

Various categories of MRAM

MRAM written by Spin Transfer Torque (STT MRAM) Downsize scalability below 20nm

Extended scalability and new functionalities of MRAM using thermally assisted writing

Low-power and reconfigurable electronics based on hybrid CMOS/MTJ technology

Transistor scaling will result in higher leakage currents for volatile memory and logic gates. Energy savings by combining nonvolatile memory and logic functions.

Non-Volatile Logic:

Combining non-volatile elements to reduce standby power consumption

2 /24







Hybrid CMOS/magnetic technology for low power electronics – ricardo.sousa@cea.fr

Tunnel Magnetoresistance (TMR)

Tunnel magnetoresistance at RT in magnetic tunnel junctions (MTJ):



Giant tunnel magnetoresistance in crystalline MgO based MTJ



Blossoming future

Spin-Transfer Torque (STT)

Predicted by Slonczewski (JMMM.159, L1(1996)) and Berger (Phys.Rev.B54, 9359 (1996))

Giant or Tunnel magnetoresistance:

Acting on electrical current via the magnetization orientation

Spin transfer is the reciprocal effect:

Acting on the magnetization via the spin polarized current



M.D.Stiles et al, Phys.Rev.B.66, 014407 (2002)

Reorientation of spin polarization \Rightarrow **Torque on the free layer magnetization**

A new way to manipulate the magnetization of magnetic nanostructures



STT induced magnetization switching

First observation in fully metallic structures (Co/Cu/Co sandwiches Jc ~2-4.10⁷A/cm²) Katine et al, Phys.Rev.Lett.84, 3149 (2000)



Spintronic components



ricardo.sousa@cea.fr



MRAM basics - Read

Read data by sensing the cell resistance and comparing to a reference cell



MRAM basics - Store



 $K_{u}V$ Barrier to overcome for switching Switching rate $au = au_0 e^{k_B T}$ ----- Thermal activation $----- t_0 = 10^{-9}s$ Switching probability for one bit $P_{+} = 1 - e^{-\tau_{\pm}}$

Probability of Accidental switching for N bits:



For 1 bit, 10 years retention $\rightarrow \Delta E/k_BT>49$ For 1 Mbit, $\rightarrow \Delta E/k_BT > 67$ $\rightarrow \Delta E/k_{B}T > 70$ For 1 Gbit

Key role of the thermal stability factor $\Delta = \Delta E/k_{\rm B}T$

8 / 24



Hybrid CMOS/magnetic technology for low power electronics - ricardo.sousa@cea.fr

10-2





In-plane versus out-of-plane STT switching

Hybrid CMOS/magnetic technology for low power electronics – ricardo.sousa@cea.fr

9 / 24

Intec

r low power electronics - ricardo.sousa@cea.fr

Various MRAM differing by their write principle



Recent Perpendicular STT Demo Chips

IEEE MAGNETICS LETTERS, Volume 2 (2011)

3000204

Spin Electronics

Demonstration of Ultralow Bit Error Rates for Spin-Torque Magnetic Random-Access Memory With Perpendicular Magnetic Anisotropy

J. J. Nowak, R. P. Robertazzi, J. Z. Sun, G. Hu, David W. Abraham, P. L. Trouilloud, S. Brown, M. C. Gaidis, E. J. O'Sullivan, W. J. Gallagher, and D. C. Worledge *IBM-MagIC MRAM Alliance, IBM T. J. Watson Research Center, Yorktown Heights, NY 10598, USA*



Thermally Assisted writing (TA)

Purpose: Solve the dilemma between e.g. $I_{write}^{perp} = \left(\frac{4e}{\hbar}\right) \frac{\alpha}{g(0)P} k_B T.\Delta$ •Use temperature-dependence of switching ability

- > Write at elevated temperature
- Store / read at room temperature

•Same basic concept as in Heat Assisted Magnetic Recording in hard disk drive technology



- In MTJ for MRAM, heating produced by Joule dissipation around the tunnel barrier.
- Write temperature~250°C



Thermally Assisted MRAM written by Field



Thermally Assisted MRAM written by Field

1Mbit chip SRAM compatible demonstrator 130nm technology

- Writing demonstrated down to 10ns pulses (thermal rise time ~5ns)
- Write voltage level controlled through engineering of thermal barriers
- Write field of 2mT can be used instead of 7mT in toggle MRAM (thanks to circular pillar)
- External field immunity on stored data verified up to 15mT

Low write field thanks to circular shape MTJ.

Thermal stability not provided by a shape anisotropy but by pinning of the storage layer at RT

With K_{IrMn} =3.10⁶erg/cm³,

D=KV/K_BT>200 for 50nm diameter D=KV/K_BT=70 for 12nm diameter





Very good downsize scalability provided by Thermal Assistance



14 /24 Hybrid CMOS/magnetic technology for low power electronics – ricardo.sousa@cea.fr







Takes advantage of a thermally induced anisotropy reorientation





Largest Figure of Merit ever reported thanks to TA+STT

18 /24 Hybrid CMOS/magnetic technology for low power electronics – ricardo.sousa@cea.fr



Where MRAM can help?

1) In memory hierarchy, replacement of DRAM or Cache 3 or 2 by STT MRAM without changing the overall architecture



(Samsung, Hynix/Toshiba: replacement of DRAM by STT-MRAM beyond the 20nm node) T.Kawahara, IEEE Design and test of computers, 52, Janv/Feb 2011)

> 19 /24 Hybrid CMOS/magnetic technology for low power electronics - ricardo.sousa@cea.fr



Normally-OFF Computers

Toshiba Proposes MRAM/SRAM Hybrid Cache for Normally-off Computers



– ricardo.sousa@cea.fr

CROCUSTechnology Blossoming future

Where MRAM can help ?

2) Tighter integration between logic and memory



-Smaller footprint on wafer

New paradigm for architecture of complex electronic circuit (microprocessors..)

21 /24 Hybrid CMOS/magnetic technology for low power electronics – ricardo.sousa@cea.fr

CROCUS Technology Blossoming future

Where MRAM can help ?

3) With ultrafast MRAM (~300ps), <u>non-volatily can be introduced in the logic</u> <u>gates</u> (Flip-flop, ALU...)



Magnetic non-volatile logic circuits





23 /24 Hybrid CMOS/magnetic technology for low power electronics – ricardo.sousa@cea.fr



Conclusion

•Purpose of hybrid CMOS/Magnetic technology is to combine the best of the two worlds

<u>CMOS</u>	Magnetism
<i>Speed, low dynamic power consumption perfect for logic</i>	Non-volatility of magnetization perfect for memory

•Increasing interest for p-STT MRAM for standalone, embedded memories or logicin-memory. Scalability down to 14nm with dual p-MTJ.

•Thermally assisted writing allows to extend the downsize scalability, reduce power consumption and introduce new functionalities in MRAM (e.g. Match-in-Place)



Acknowledgements



B.Dieny R.Sousa J.Herault S.Bandiera Y.Hadj-Larbi B.Rodmacq S.Auffret M.Souza L.Nistor JP Nozieres L.Buda-Prejbeanu J.C.Toussaint I.Firastrau M.Chsiev B.Belhadji H.Bea S.Amara V.Baltz J.Moritz CROCUSTechnology Blossoming future

I.L.Prejbeanu K.Mackay L.Lombard E.Gapihan C.Ducruet Y.Conraux C.Portemont J.Shin K.Azizpor D.Beery Y.Cohen J.Reid B.Cambou



O.Redon B.Delaet M.T.Delaye M.C.Cyrille

Work partly supported by the projects

RAMAC (ANR 2007) CILOMAG (ANR 2007) NANOINNOV SPIN (2009) HYMAGINE (ERC2009) PATHOS (ANR 2010)



25 /24 Hybrid CMOS/magnetic technology for low power electronics – ricardo.sousa@cea.fr

k you